Design Of Low Power and Area Efficient Carry Select Adder (CSLA) Using Verilog Language

Guguloth Sreekanth¹, V Harish², D Mohammad Elias³

^{1,2,3}Department Of Electronics and Communication Engineering Holy Mary Institute of Technology and Science Hyderabad, India

ABSTRACT : Carry select method has deemed to be a good compromise between cost and performance in carry propagation adder design. However conventional carry select adder (CSLA) is still area consuming due to the dual ripple carry adder structure. The excessive area overhead makes conventional carry select adder (CSLA) relatively unattractive but this has been the circumvented by the use of add-one circuit. In this an area efficient modified CSLA scheme based on a new first zero detection logic is proposed. The gate count in 32-bit modified CSLA can be greatly reduced, design proposed in this paper has been developed using VERILOG language and synthesized in XILINX13.2 version.

I. INTRODUCTION

With the tremendous development in electronics sector, the demand of low power device has significantly increased. As we are using more portable devices we require such a battery that will provide power to the devices for a long time. In order to do these we have to provide a battery of large capacity but that will be significantly increase its size which is not feasible in many cases? Another option is to reduce the power consumption of the device and this will reduce the net power consumption by us and eventually reduce the carbon footprint in the environment.

The carry-ripple adder is composed of many cascaded single-bit full-adders. The circuit architecture is simple and area-efficient. However, the computation speed is slow because each full-adder can only start operation till the previous carry-out signal is ready. In the carry select adder, N bits adder is divided into M parts. Each part of adder is composed two carry ripple adders with cin_0andcin_1 respectively. Through the multiplexer, we can select the correct output result according to the logic state of carry-in signal. The carry-select adder can compute faster because the current adder stage does not need to wait the previous stage's carry-out signal .the summation result is ready before the carry –in signal arrives, therefore, we can get the correct computation result by only waiting for one multiplexer delay in each single bit adder. In the carry select adder, the carry propagation delay can be reduced by M times as compared with the carry ripple adder.

However, the duplicated adder in the carry select adder results in larger area and power consumption. In this paper we proposed an area-efficient carry select adder by sharing the common Boolean logic term. In the carry select adder, the carry propagation delay can be reduced by M times as compared with the carry ripple adder. However, the duplicated adder in the carry select adder results in larger area and power consumption. In this paper, we proposed an area-efficient carry select adder by sharing the common Boolean logic term. After Boolean simplification, we can remove the duplicated adder cells in the conventional carry select adder. Alternatively, we generate duplicate carry-out and sum signal in each single bit adder cell. By utilizing the multiplexer to select the correct output according to its previous carry-out signal, we can still preserve the original characteristics of the parallel architecture in the conventional carry select adder.

II. MOTIVATION

As the scale of integration keeps growing, more and more sophisticated signal processing systems are being implemented on a VLSI chip. These signal processing applications not only demand great computation capacity but also consume considerable amount of energy. While performance and Area remain to be the two major design tolls, power consumption has become a critical concern in today's VLSI system design. The need for low-power VLSI system arises from two main forces. First, with the steady growth of operating frequency and processing capacity per chip, large currents have to be delivered and the heat due to large power consumption must be removed by proper cooling techniques. Second, battery life in portable electronic devices is limited. Low power design directly leads to prolonged operation time in these portable devices.

III. POWER OPTIMIZATION

Power refers to number of Joules dissipated over a certain amount of time whereas energy is the measure of the total number of Joules dissipated by a circuit. In digital CMOS design, the well-known power-delay

product is commonly used to assess the merits of designs. In a sense, this can be shown as power \times delay = (energy/delay) \times delay = energy, which implies delay is irrelevant.

THE ADDERS

Addition is the most common and often used arithmetic operation on microprocessor, digital signal processor, especially digital computers. Also, it serves as a building block for synthesis all other arithmetic operations. Therefore, regarding the efficient implementation of an arithmetic unit, the binary adder structures become a very critical hardware unit.


In any book on computer arithmetic, someone looks that there exists a large number of different circuit architectures with different performance characteristics and widely used in the practice. Although many researches dealing with the binary adder structures have been done, the studies based on their comparative performance analysis are only a few.


In this project, qualitative evaluations of the classified binary adder architectures are given. Among the huge member of the adders we wrote VHDL (Hardware Description Language) code for Ripple-carry, Carry-select and Carry-look ahead to emphasize the common performance properties belong to their classes. In the following section, we give a brief description of the studied adder architectures. With respect to asymptotic delay time and area complexity, the binary adder architectures can be categorized into four primary classes as given. The given results in the table are the highest exponent term of the exact formulas, very complex for the high bit lengths of the operands.

The first class consists of the very slow ripple-carry adder with the smallest area. In the second class, the carry-skip, carry-select adders with multiple levels have small area requirements and shortened computation times. From the third class, the carry-look ahead adder and from the fourth class, the parallel prefix adder represents the fastest addition schemes with the largest area complexities.

RIPPLE CARRY ADDER

Half Adders can be used to add two one bit binary numbers. It is also possible to create a logical circuit using multiple full adders to add N-bit binary numbers. Each full adder inputs a Cin, which is the Cout of the previous adder. This kind of adder is a Ripple Carry Adder, since each carry bit "ripples" to the next full adder. The first (and only the first)full adder may be replaced by a half adder. The block diagram of 4-bit Ripple Carry Adder is shown here below.





The layout of ripple carry adder is simple, which allows for fast design time; however, the ripple carry adder is relatively slow, since each full adder must wait for the carry bit to be calculated from the previous full adder. The gate delay can easily be calculated by inspection of the full adder circuit. Each full adder requires three levels of logic. In a 32-bit [ripple carry] adder, there are 32 full adders, so the critical path (worst case) delay is 31 * 2(for carry propagation) + 3(for sum) = 65 gate delays.

CONVENTIONAL 32-BIT CARRY SELECT ADDER

In general the complete conv CSLA is divided into different blocks. Block size and the number of blocks depends upon the size of conv CSLA according to the SQRT technique. From second block onwards, each block contains three different levels, first level is ripple carry adder with input carry zero, second level is ripple carry adder with input carry one and the third level is multiplexer which is used to select one of the ripple carry adders output.




Figure 2: structure of conventional 32-bit carry select adder (CSLA)

The disadvantage in conv CSLA is more area requirement as it uses two levels of RCAs. For achieving better area efficiency Binary to Excess-1 Converter (BEC) is replaced in the place of RCA with C =1 in the modified CSLA. To replace n bit RCA an n+1 bit BEC In is required. Second block of 32-bit mod CSLA with BEC logic is shown in fig.2. One input of third level multiplexers is the output of first level RCA and another input is BEC output. This produces the two possible partial results in parallel and the multiplexer is used to select either the BEC output or the direct inputs according to the control signal Cin.

IV. MODIFIED 32-BIT CARRY SELECT ADDER

A Modified Carry Select-Adder (MCSLA) design is proposed, which make use of single RCA and Binary to Excess-1 Converter (BEC) instead of using dual RCAs to reduce area and power consumption with small speed penalty. As the base of proposed design is that the number of logic gates used in BEC is less than that of RCA. Thus BEC replaces the RCA with Cin=1 instead of using dual RCAs to reduce area and power consumption of the conventional CSA. The importance of BEC logic comes from the large silicon area reduction when designing MCSA for large number of bits. To elaborate this, the gate calculations are made for 4-bit BEC and 4-bit RCA area as under. For 4-bit RCA In 4-bit RCA, four FAs are connected in a chain. Therefore the gates require to build 4-bit RCA are shown in Table 1&2.

Table1: AND, OR and INV gates in 4-bit RCA (MCSLA).

And	9
Or	3
Inverter	7

Table 2: AND, OR and INV gates in 4-bit RCA (CSLA)

And	28
Or	16
Inverter	16

A[31:25] B[31:25]	A[24:18] B[24:18]	A[17:12] 8[17:12]	A[11:7] B[11:7]	A[6:3] B[6:3]	A[2:0] B[2:0]
RCA 7-bit	RCA 7-bit 0 BEC 8-bit 1	RCA 6-bit 0 BEC 7-bit 1	BEC 6-bit	RCA 4-bit = 0	RCA 3-bit Cin
2 /14	12 114	12 12 CMUX 14-7	12 10 MUX12:6	42 /8 MUX10:54	/3
out sum[31:25]	47 sum[24:18]	6 sum(17:12)	sum[11:7]	sum[6:3]	sum[2:0]

Figure 3: The structure of modified 32-bit carry select adder(MCSLA)

SIMULATION RESULTS

The various adders are designed using Verilog language in Xilinx ISE Navigator 13.2 .And all the simulations are performed using Xilinx I Sim simulator. For each word size of the adder, the same value changed dump (VCD) file is generated for all possible input conditions and imported the same to Xilinx ISE 13.2 Power Analysis to perform the power simulations. The similar design flow is followed for both the regular and modified CSLA..

Ŧ.			
			٦
]
	,		<u> </u>
			1
	÷		
		<u></u>	

Figure4: 32-bit conv CSLA internal block diagram

	-				
eed Grade: -	5				
Minimum inpu Maximum outp	iod: No path four at arrival time p out required time pinational path of	before c		path four path fou	nd Ind
	path i	derdy: 4.	1.235ns		
ming Detail:					
1 values disp	layed in nanosed	conde (a			
			.,		
ming constrai Total number	nt: Default path of paths / dest:	h analys: ination p	ports: 11		
lay: Source: Destination:	41.238ns b<0> (PAD) s<31> (PAJ))	of Logic	= 34)	
Cell:in->ou		Gate Delay		ogical Na	
Figure	5: delay cha	Delay rt of 3	Delay L 2-bit co	onv CS	LA.
Figure		Delay rt of 3	Delay L 2-bit co	onv CS	LA.
Figure :	5: delay cha	Delay rt of 3 pject Status Parser Erro	Delay L 2-bit co	0nv CS	LA.
Figure : s	5: delay cha	Delay rt of 3 pject Status Parser Erro	Delay L 2-bit co (04/26/201 prs: tation State:	0nv CS	LA.
Figure : Project File: Module Name:	5: delay cha ort_rca_csla_32 pr clsa_rca_xse SQRT_RCA_csla_32 xc3s 1600e-5fg320	Delay rt of 3: oject Status Parser Erro Implemen • Erro	Delay L 2-bit co (04/26/201 prs: tation State:	0nv CS	LA.
Figure S Project File: Module Name: Target Device:	5: delay cha ort_rca_csla_32 pr clsa_rca_xse SQRT_RCA_csla_32 xc3s 1600e-5fg320	Delay rt of 3 pject Statue Parser Erro Implemen • Erro • Wa	Delay L 2-bit co (04/26/201 ors: tation State: ors:	No Errors No Errors No Errors No Warni	LA.
Figure S Project File: Hodule Name: Target Device: Product Version: Design Goal:	5: delay cha ort_rca_csia_32 pr cfsa_rca.xse SQRT_rCA_CSiA_32 xc3s1600e-5fg320 ISE 12.2	Delay rt of 3: oject Status Parser Erro Implemen • Erro • Wa • Roc	Delay L 2-bit co (04/26/201 ors: tation State: ors: mings:	No Errors No Warnin No Warnin No Warnin Al Signala Routed	LA.
Figure S Project File: Hodule Name: Target Device: Product Version: Design Goal:	S: delay cha ort_sca.kse SQRT_scA_CSLA_32 pro- cisa_rca.kse SQRT_scA_CSLA_32 xc3s1600e-5fg320 ISE 12.2 Balanced	Delay rt of 3: oject Status Parser Erro Implemen • Erro • Wa • Ros • Tim	Delay L 2-bit cc (04/26/201 ors: tation State: ors: rnings: uting Results: ing Constrain	No Errors No Warnin No Warnin No Warnin Al Signala Routed	LA. d Routed
Figure S Project File: Hodule Name: Target Device: Product Version: Design Goal: Design Strategy:	Cita y cha Sort Reca, Cista, 32 pm Cita y ca, xite SORT, R.CA_CISLA, 32 xita isoloo-5fg320 Es 12.2 Balanced Xilinx Default (urlocked) Existem Settings	Delay rt of 3: oject Status Parser Erro Implemeni • Erro • Wa • Ros • Tim • Fina	Delay L 2-bit cc (04/26/201 ors: tation State: ors: rrnings: rting Results: ing Constrain al Timing Sco	No Errors Placed an No Errors Placed an No Errors No Errors No Warni Call Signalo Routed ats:	LA. d Routed
Figure S Project File: Hodule Name: Target Device: Product Version: Design Goal: Design Strategy:	Cita_rca.xe SQRT_RCA_CSLA_32 xc3s 1500e-5fg320 15E 12.2 Balanced Xilmx Default (unlocked)	Delay rt of 3: oject Status Parser Erro Implemeni • Erro • Wa • Ros • Tim • Fina	Delay L 2-bit cc (04/26/201 ors: tation State: ors: rrnings: rting Results: ing Constrain al Timing Sco	No Errors Placed an No Errors Placed an No Errors No Warnin Al Signals Routed hts: re: 0 (Timing	LA.
Figure : Project File: Hodule Name: Target Device: Product Versign Goal: Design Goal: Design Strategy: Environment:	Citarica A 22 Print Citarica A 22 Print Citarica A 22 Print SQRT_RCA_CSLA_32 NICAL CSLA_32 NICAL CALL CALL SQRT_RCA_CSLA_32 Nicht Call Control Control Salanced Nick Control Control Control System Settings	Delay rt of 3 oject Statur Parser Erro Implemen • Erro • Wa • Ros • Tim • Fina	Delay L 2-bit cc (04/26/201 ors: tation State: ors: mings: ating Results: ing Constrain of Timing Sco hary	No Errors Placed an No Errors Placed an No Errors No Errors No Warni Call Signalo Routed ats:	LA. d Routed
Figure : Project File: Module Name: Target Device: Product Version: Design Goal: Design Strategy: Environment:	Cital Carlos Car	Delay rt of 3. oject Statu Parser Erre Waa • Rou • Tim • Fina ation Summ Used	Delay I 2-bit cc (04/26/201 station State: ors: tration State: ors: mings: ntring Results: ing Constrain al Timing Sco hary Available	No Errors Placed ar No Errors No Warnis Al Signals Routed ats: re: 0 (Timing	LA.
Figure 3 Project File: Hodule Name: Target Device: Design Goal: Design Strategy: Environment:	Cital Carlos Car	Delay rt of 3 oject Status Parser Error · Used · Tim · Final ation Summ · Gata · Construction · Cons	Delay I 2-bit CC 4 (04/26/201 2075: tation State: 2075: rmings: tring Results: ing Constrain of	OTV CS: 6 - 2022:58/ No Errors No Varner No Varner	LA.
Figure : Project File: Hodule Name: Target Device: Product Version: Product Version: Design Goal: Design Strategy: Environment: Logic Utilization Number of Cacupied Number of Sices of	Cita Jica Ale Sector Sector S	Delay rt of 3 oject Status Parser Error · Used · Tim · Final ation Summ · Gata · Construction · Cons	Delay I 2-bit CC (04/26/201 ars: tation State: ars: mings: titing Results: ing Constrain I Timing Sco hary Available 29,504 14,752	Sonv CS 6 - 20-22-58/ No Errors Placed an No Errors No Errors No Warni All Signah Routed ats: Utilization 1%	LA.
Figure : Project File: Hodule Name: Target Device: Product Version: Product Version: Design Goal: Design Strategy: Environment: Logic Utilization Number of Cacupied Number of Sices of	Calay Character Calay Character Calay Calay Calay Calay Calay Calay Calay Calay Calay Calay Calay Calay Calay Calay Calay Calay Calay Calay	Delay rt of 3: oject Statur Parser Erre Implement • Errer • Wa • Rose • Tim • Final ation Summ • Gata • Gat	Delay I 2-bit cc s (04/26/201 ors: tation State: ors: mings: tring Results ing Constrain if Timing Sco ary Available 29,504 14,752 48	A control of the second	LA.

Figure 6: Area chart of 32-bit conv CSLA

	8	0 0	1		G	H I	1	K	L	M	1
ence		On-Chip	Power (W)	Used	halable	Utization (%)	Supply	Sunnary	Total	Dynamic	Ľ
1	Spatanile	Lagic	0.000	64	29504	0	Source	Votage	Current (A)	Current (A)	C
	acit 1600e	Syrah	0.000	123	-	-	kont	1,20	0.069	0 000	1
day	fg320	D:	0.000	50	250	36	Vicau	250	0.045	0.000	T
	Connectal 🖡	Lator	0.203				VanZi	250	0.003	0.000	Γ
N	Tyocal 🗸	Total	0,203								
-	5								Total	Dynamic	0
			8	lective TJA Na	a Anbiert Ju	nction Temp	Supply	Power (W)	0.203	0.000	Γ
ionet		Themal	Accestes	CW)	0	0				-	
	20			21.1	80.7	28.3					
antes (il	10 .			-							
1116	W										

Figure 7: Power chart of 32-bit conv CSLA



Figure 8: 32-bit MCSLA internal block diagram

Fiming Summary Speed Grade: -						
Sneed Grade .						
speed branes.	-5					
Minimum per	riod: No nath four					
Minimum period: No path found Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found Maximum combinational path divide lock: No path found						
Maximum out Maximum con	tput required time mbinational path de	after cl slay: 14.	ock: No pac 535na	th found		
Timing Detail:						
	- splayed in nanoseco	onds (ns)				
Timing constra	aint: Default path r of paths / destin		TLA: 496 /	17		
Delay:						
Source: Destination:	14.535ns () A<1> (PAD) Sum<15> (PA		Logic = 1	1)		
Data Path:]	A<1> to Sum<15>					
Cell:in->d	out fanout :	Gate Delay I	Net			
			elay Logi			
Figure	9: Delay ch	art of	32-DII	IMCS	SLA	
Project File:	dsa_bec.xse		,			
Module Name:	carry_sel_adder_top_BEC	Parser Erro		No Errors		
Target Device:	xc3s250e-5vg100		tation State:		nd Routed	
Product Version:		• Err	mings:	No Errors		
Design Goat	Balanced		iting Results:		ings Is Complete	
Decion Stratema				Routed	5 CONDICIS	
	<u>Xlinx Default (unlocked)</u>		ning Constrain			
cityitoinicite	System Settings	• Fin	al Timing Scor	re: 0 (Trim	a Report)	
Excel on a loss books						
Logic Utilization	Device Utiliza			Itilization		
Barriel and the second second	ITs	37	4,896	1%	Note(s)	
Number of 4 input LU					note(s)	
Number of 4 input LU Number of occupied !		37	4,896	1%	note(s)	
Number of 4 input LU Number of occupied 5 Number of Slices o	Slices	37	4,896 2,448	1%	note(s)	
Number of 4 input LU Number of occupied 1 Number of Slices o Number of Slices o	Slices ontaining only related logic ontaining unrelated logic	37 21 21	4,896 2,448 21	1% 1% 100%		
Number of 4 input LU Number of occupied 1 Number of Slices o Number of Slices o Total Number of 4 inp Number of bonded <u>10</u>	Slices ontaining only related logic ontaining unrelated logic uut LUTs 285	37 21 21 0 37 49	4,896 2,448 21 21 4,896 66	1% 1% 100% 0% 1% 74%		
Number of 4 input LU Number of occupied ! Number of Slices o Number of Slices o Total Number of 4 inp	Slices ontaining only related logic ontaining unrelated logic uut LUTs 188	37 21 21 0 37 49	4,896 2,448 21 21 4,896 66	1% 1% 100% 0% 1% 74%		
Number of 4 input LU Number of occupied 1 Number of Slices o Number of Slices o Total Number of 4 inp Number of bonded <u>10</u>	Slices ontaining only related logic ontaining unrelated logic uut LUTs 285	37 21 21 0 37 49	4,896 2,448 21 21 4,896 66	1% 1% 100% 0% 1% 74%		
Number of 4 input LU. Number of occupied 3 Number of Sices of Number of Sices of Number of 3 inp Number of bonded [C Figure 1	Slices ontaining only related logic ontaining unrelated logic uut LUTs 285	37 21 21 0 37 49 nart of	4,896 2,448 21 21 4,896 66	1% 1% 100% 0% 1% 74%	SLA	
Number of 4 input LU Number of occupied 3 Number of Slices o Number of Slices o Number of Slices o Total Number of 4 inp Number of bonded [C Figure 1	Slices ontaining only related logic ontaining unrelated logic uut LUTs 285	37 21 21 0 37 49 149 149	4,896 2,448 21 21 4,896 66	1% 1% 100% 0% 1% 74%	SLA	
Number of 4 input LU. Number of occupied 3 Number of Sices of Number of Sices of Number of 3 inp Number of bonded [C Figure 1	Sices antaning only related logic ontaning unrelated logic utilUTs ED: Area ch Comparison Compar	37 21 21 0 37 49 nart of	4,896 2,448 21 21 4,896 66	1% 1% 100% 0% 1% 74%	SLA Ins Contin C	
Number of 4 input LU Number of occupied 3 Number of Slices o Number of Slices o Number of Slices o Total Number of 4 inp Number of bonded [C Figure 1	Sices antaning only related logic ontaning unrelated logic utilUTs BB: DO: Area ch D E E D D F B: D D E E D E E D D E E D E E D D E E D E E D D E E D E E D D E E D E D	37 21 21 0 37 49 hart O	4,896 2,448 21 21 4,896 66	156 156 10056 056 156 74% 74% 74% 74% 74% 74% 74% 74% 74% 74%	SLA Idd I Garet II G	
Number of 4 input LU. Number of Socces or Number of Sloces or Number of Sloces or Total Number of 4 inp Number of bonded [C Figure 1	Sices ontaring only related logic ontaring unrelated logic utilUTs UO: Area ch U E C C Area ch U E C C Area ch U E C C A C A C A C A C A C A C A C A C A	37 21 21 0 37 49 hart of	4,896 2,448 21 21 4,896 66	156 156 100% 0% 1% 74% 74% 74% 74% 74% 74% 74% 74% 1%	SLA Ids C Caret A C CDB CDD	
Number of 4 input LU. Number of Socces on Number of Sloces on Number of Sloces on Stati Number of 4 inp Number of bonded IS Figure 1 8 Sastan & Sastan &	Sices antaning only related logic ontaning unrelated logic utilUTs BB: DO: Area ch D E E D D F B: D D E E D E E D D E E D E E D D E E D E E D D E E D E E D D E E D E D	37 21 21 0 37 49 hart of 6 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4	4,896 2,448 21 21 4,896 66	156 156 10056 056 156 74% 74% 74% 74% 74% 74% 74% 74% 74% 74%	SLA Ids Caret R G	
Number of 4 input LU Number of soccupied is Number of Sloces or Number of Sloces or Total Number of Shonded IG Figure 1 8 Sotter & Sotter & Sotter & Sotter & Children & Sotter & Children & Sotter & Children & Sotter & Children & Ch	Sices ontaring only related logic ontaring unrelated logic utilUTs UO: Area ch U E C C Area ch U E C C Area ch U E C C A C A C A C A C A C A C A C A C A	37 21 21 0 37 49 hart of 6 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4	4,896 2,448 21 21 4,896 66	156 156 100% 0% 1% 74% 74% 74% 74% 74% 74% 74% 74% 1%	SLA Ids C Caret A C CDB CDD	
Number of 4 input LU. Number of Socces on Number of Sloces on Number of Sloces on Stati Number of 4 inp Number of bonded IS Figure 1 8 Sastan & Sastan &	Sices ontaring only related logic ontaring unrelated logic utilUTs UO: Area ch U E C C Area ch U E C C Area ch U E C C A C A C A C A C A C A C A C A C A	37 21 21 0 37 49 hart of 6 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4	4,896 2,448 21 21 4,896 66	156 156 100% 0% 1% 74% 74% 74% 74% 74% 74% 74% 74% 1%	SLA Ids C Caret A C CDB CDD	
Number of 4 input LU Number of soccupied is Number of Sloces or Number of Sloces or Total Number of Shonded IG Figure 1 8 Sotter & Sotter & Sotter & Sotter & Children & Sotter & Children & Sotter & Children & Sotter & Children & Ch	Sices ontaring only related logic ontaring unrelated logic utilUTs UO: Area ch U E C C Area ch U E C C Area ch U E C C A C A C A C A C A C A C A C A C A	37 21 21 0 37 49 nart of 6 405	4,896 2,443 21 21 4,896 66 5 32-bi	156 156 100% 0% 1% 74% 74% 74% 74% 74% 74% 74% 74% 1%	SLA Ins Content Conten	
Number of 4 input LU Number of soccupied is Number of Sloces or Number of Sloces or Total Number of Shonded IG Figure 1 8 Sotter & Sotter & Sotter & Sotter & Children & Sotter & Children & Sotter & Children & Sotter & Children & Ch	Sices entaning only related logic ontaining unrelated logic wit LUTs Bis IO: Area ch Cobit free III (and Cobit free III (and Cobit free III) (and	37 21 21 0 37 49 nart of 6 40 6 40 6	4,896 2,448 21 21 4,896 66 67 32-bi	156 156 100% 0% 1% 74% 74% 74% 74% 74% 74% 74% 74% 1%	SLA Ids C Caret A C CDB CDD	
Number of 4 input LU. Number of soccupied is Number of soccupied is Number of soccupied is Number of soccupied is Total Number of soccupied is Figure 1 8 Soccupied is Soccupied is Soccu	Sices ontaining only related logic ontaining unrelated logic wit LUTs Ses IO: Area ch C E : Orbit Correct Ses Orbit Corr	37 21 21 0 37 49 10 10 10 10 10 10 10 10 10 10 10 10 10	4,896 2,448 21 23 4,896 66 5 32-bi	156 156 100% 0% 1% 74% 74% 74% 74% 74% 74% 74% 74% 1%	SLA Ins Content Conten	
Number of 4 input LU. Number of Socces on Number of Sloces on Number of Sloces on Number of Sloces on Number of 4 inp Number of bonded IG Figure 1 8 Sastan & Sastan & Sastan	Sices ontaining only related logic ontaining unrelated logic wit LUTs Ses IO: Area ch C E : Orbit Correct Ses Orbit Corr	37 21 21 0 37 49 nart of 6 405	4,896 2,448 21 21 4,896 66 67 32-bi	156 156 100% 0% 1% 74% 74% 74% 74% 74% 74% 74% 74% 1%	SLA Ins Content Conten	
Number of 4 input LU. Number of soccupied is Number of soccupied is Number of soccupied is Number of soccupied is Total Number of soccupied is Figure 1 8 Soccupied is Soccupied is Soccu	Sices ontaining only related logic ontaining unrelated logic wit LUTs Ses IO: Area ch C E : Orbit Correct Ses Orbit Corr	37 21 21 0 37 49 10 10 10 10 10 10 10 10 10 10 10 10 10	4,896 2,448 21 23 4,896 66 5 32-bi	156 156 100% 0% 1% 74% 74% 74% 74% 74% 74% 74% 74% 1%	SLA Ins Content Conten	
Number of 4 input LU. Number of Socca of Number of Sloces of Number of Sloces of Number of Sloces of Number of 4 inp Number of bonded IG Figure 1 8 Sastan & Sastan & Sastan &	Sices ontaining only related logic ontaining unrelated logic wit LUTs Ses IO: Area ch C E : Orbit Correct Ses Orbit Corr	37 21 21 0 37 49 10 10 10 10 10 10 10 10 10 10 10 10 10	4,896 2,448 21 23 4,896 66 5 32-bi	156 156 100% 0% 1% 74% 74% 74% 74% 74% 74% 74% 74% 1%	SLA Ins Content Conten	

Figure 11: Power chart of 32-bit MCSLA

Table 3: comparison of area, power and Delay of conventional and MCSLA

Technique	Delay(ns)	Area(Lut)	Power(W)
CSLA	41.2	48	0203
MCSLA	21.180	21	0.052

V. CONCLUSION

A simple approach is proposed in this paper to reduce the area and power of conventional CSLA architecture. The reduced number of gates of this work offers the great advantage in the reduction of area and also the total power. The compared results show that the modified CSLA has a slightly larger delay, but the area and power of the 32-bit modified CSLA are significantly reduced. The power-delay product and also the area-delay product of the proposed design show a decrease for 32-bit sizes which indicates the success of the method and not a mere tradeoff of delay for power and area.

The modified CSLA architecture is therefore, low area, low power, simple and efficient for VLSI hardware implementation.

REFERENCES

- [1]. AkhileshTyagi, "A Reduced Area Scheme for Carry-Select Adders", IEEE International Conference on Computer design, pp.255-258, Sept 1990.
- [2]. KuldeepRawat, TarekDarwish. andMagdyBayoumi, "A low power and reduced area Carry Select Adder", 45th Midwest Symposium on Circuits and Systems, vol.1, pp. 467-470,March 2002.
- [3]. O. J. Bedrij, "Carry-Select Adder", IRE transactions on Electronics Computers, vol.EC-11, pp. 340-346, June1962.
- [4]. Youngjoon Kim and Lee-Sup Kim, "64-bit carry-select adder with reduced area", Electronics Letters, vol.37, issue 10, pp.614-615, May 2001.
- [5]. B. Ram Kumar, Harish M Kittur and Mahesh Kannan, "ASIC implementation of Modified Faster Carry Save Adder", European Journal of Scientific Research, vol.42, pp.53-58, 2010.
- [6]. J. M. Rabaey, "Digital Integrated Circuits- A Design Perspective", New Jersey, Prentice-Hall, 2001..
- [7]. M.Moris Mano, "Digital Design", Pearson Education, 3rd edition, 2002.
- [8]. T.-Y. Chang and M.-J.Hsiao, "Carry-Select Adder using single Ripple-Carry Adder", Electronics letters, vol.34, pp.2101-2103, October 1998.
- [9]. Youngjoon Kim and Lee-Sup Kim, "A low power carry select adder with reduced area", IEEE International Symposium on Circuits and Systems, vol.4, pp.218-221, May 2001.