

## **A Novel Zero-Voltage-Switching Pwm Full Bridge Converter with Reduced Distortions**

<sup>1</sup>S. Moodasir Basha, <sup>2</sup>S.Suresh , <sup>3</sup>N.Vijaya Simha

<sup>1</sup>Assistant professor CRE college Tirupathi,

<sup>2</sup>PG Scholar KEC,

<sup>3</sup>Assistant professor CRE college Tirupathi

---

**ABSTRACT:** Introducing resonant inductance and clamping diodes into the full-bridge converter can eliminate the voltage oscillation across the rectifier diodes and increase the load range for zero-voltage-switching (ZVS) achievement. The resonant inductance is shorted and its current keeps constant when the clamping diode is conducting, and the clamping diode is hard turned-off, causing significant reverse recovery loss if the output filter inductance is relatively larger. This paper improves the full-bridge converter by introducing a reset winding in series with the resonant inductance to make the clamping diode current decay rapidly when it conducts. The reset winding not only reduces the conduction losses, but also makes the clamping diodes naturally turn-off and avoids the reverse recovery. As the diodes are turn off naturally and reverse recovery voltage is avoided the distortions caused in the output voltage is removed to a maximum extend by varying the turns ratio of the transformer the energy stored in the reset winding is also increased by which the inductor value of the snubber circuit to turn off the clamping diodes also increases, which results in reductions in the distortions of the output voltage. The operation principle of the proposed converter is analyzed. The design of the turns ratio of transformer is discussed. A 1 kW prototype converter is built to verify the operation principle and the experimental results are also demonstrated.

---

### **I. INTRODUCTION**

The full-bridge converter is widely used in medium-to-high power dc–dc conversions because it can achieve soft-switching without adding any auxiliary switches. The soft-switching techniques for PWM full bridge converter can be classified into two kinds: one is zero-voltage-switching and the other is zero-voltage and zero-current-switching. The leakage inductance of the transformer and the intrinsic capacitors of the switches are used to achieve ZVS for the switches. The ZVS characteristics are load dependent and will be lost at light load. In ZVZCS PWM full-bridge converters, one leg achieves ZVS, and the other leg achieves ZCS. However, there is serious voltage oscillation across the rectifier diodes caused by the reverse recovery no matter ZVS or ZVZCS is realized for the switches. In order to overcome this problem, introduce a resonant inductance and two clamping diodes into the primary side of transformer. The solution eliminates the voltage ringing and overshoot, thus the voltage stress of the rectifier diodes is reduced, and without introducing losses or an additional controlled power device. The difference between the two locations of the resonant inductance and the transformer was analyzed and an optimal position was presented. The issue in detail and also observed the effects of the blocking capacitor in different positions, and a best scheme was determined. No matter what the positions of the transformer and the resonant inductance are, the resonant inductance is clamped and its current keeps constant when the clamping diodes conduct. The output filter inductance must had enough current ripple so that the clamping diodes turn off naturally, otherwise the clamping diodes will be forced to be turned off, resulting in serious reverse recovery. In this paper, an auxiliary transformer winding is introduced to the ZVS PWM full-bridge converter to be in series with the resonant inductance. The introduced winding not only makes the clamping diode current decay rapidly and reduces the primary side conduction losses, but also can makes the current ripple of the output filter be smaller; hence the output filter capacitor can be reduced. The winding plays the role of forcing the clamping diode current to decay to zero, so it is called reset winding.

### **II. OPERATION PRINCIPLE**

The proposed ZVS PWM full-bridge converter with reset winding is shown in Fig. 2.6, where the introduced is reset winding. The popular phase-shifted control is used for the converter where and form the leading leg and form the lagging leg. The converters are defined as type and type, respectively, since the primary winding is connected with the lagging leg and the leading leg, respectively.

The operation principle of the two types is similar and the difference is the same as described i.e., the clamping diodes conduct only once in type while conduct twice in type. The following description will be focused on the type. The key waveforms of the ZVS PWM full-bridge converter with/without reset winding are shown in. The full-bridge converter without reset winding was analyzed in detail, so the operation principle of the converter with reset winding is analyzed as follows:

- A) All the switches and diodes are ideal, except for the rectifier diode, which is equivalent to an ideal diode and a paralleled capacitor to simulate the reverse recovery.
- B) All the capacitors, inductance and transformer are ideal.
- C) The turns ratio of the transformer is the primary winding: the reset winding: the secondary winding shows the equivalent circuits of the switching stages in a half period. The second half period is similar to the first half period.

- [1] Prior to, the power is transferred from the input source to the load through and is turned off at zero voltage due to and limit the rising rate of the voltage across . The resonant inductance current charges and discharges, and the potential voltage of point decays. In the meanwhile, the capacitor is discharged. As the potential voltage of point is greater than zero, is reverse biased. The voltage of decreases to zero at and conducts naturally.
- [2] 2.Can be turned on at zero voltage when conducts. Continues to be discharged since the voltage of point is still higher than zero. And continue decaying. This stage finishes when and the voltage of point reduces to zero correspondingly.
- [3] 3.Conduct simultaneously, clamping the secondary voltage at zero. Is equal to and the circuit Operates in free-wheeling mode.
- [4] 4.Conducts naturally when decays to zero, and can be turned on at zero voltage. To simpof them decay linearly with the rate of. At and cross zero, and continue increasing linearly in the negative direction. The load current flows through both the rectifier diodes. At and reach the reflected filter inductance current, and turn off.
- [5] 5.Resonates with after, and is charged in a resonant manner. And continue increasing. At the voltage of rises to 2, and the primary voltage of the transformer, is, the potential voltage of point reduces to zero. So conducts, clamping at, and the voltage of is clamped at 2 accordingly. Declines downwards to the reflected filter inductance current when conducts, and increases in the negative direction. The voltage of the reset winding is, which is applied to making decrease quickly is greater than before and the current difference flows through this stage finishes when equals at and turns off naturally.

### III. MAIN CIRCUIT




Fig.3.1.(A)




Fig.3.1.(b)


The proposed ZVS PWM full-bridge converter with reset winding is shown in Fig.3.1, where  $n_3$  is the introduced reset winding. The popular phase-shifted control is used for the converter where  $Q_1$  and  $Q_3$  form the leading leg and  $Q_2$  and  $Q_4$  form the lagging leg. The converters in Fig.3. 1(a) and (b) are defined as  $Tr_{lag}$  type and  $Tr_{leag}$  type, respectively, since the primary winding( $n_1$ ) is connected with the lagging leg and the leading leg, respectively. The operation principle of the two types is similar and the difference is the same as described

in the clamping diodes conduct only once in  $Tr\_lag$  type while conduct twice in  $Tr\_lead$  type. The following description will be focused on the  $Tr\_lag$  type. The operation principle of the converter with reset winding is analyzed as follows.

To simplify the analysis, the following assumptions are made.

- 1) All the switches and diodes are ideal, except for the rectifier diode, which is equivalent to an ideal diode and a paralleled capacitor to simulate the reverse recovery.
- 2) All the capacitors, inductance and transformer are ideal.
- 3) The turn's ratio of the transformer is the primary winding: the reset winding: the secondary winding =  $n1:n2:n3$ .


**1) Stage 1**



**Fig. 3(a)**

Prior to, the power is transferred from the input source  $V_{in}$  to the load through  $Q1, Q4$  and  $Dr1$ .  $Q1$  is turned off at zero voltage due to  $C1$  and  $C3$  limit the rising rate of the voltage across  $Q1$ . The resonant inductance current  $i_{Lr}$  charges  $C1$  and discharges  $C3$ , and the potential voltage of point A decays. In the meanwhile, the capacitor  $C_{dr2}$  is discharged. As the potential voltage of point C is greater than zero,  $D6$  is reverse biased. The voltage of  $C3$  decreases to zero at  $t1$  and  $D3$  conducts naturally.


**2) Stage 2**



**Fig. 3(b)**

$Q3$  can be turned on at zero voltage when  $D3$  conducts.  $C_{dr2}$  continues to be discharged since the voltage of point is still higher than zero.  $i_{Lr}$  and  $i_p$  continue decaying. This stage finishes when  $v_{cdr2}=0$  and the voltage of Point C reduce to zero correspondingly.


**3) Stage 3**



**Fig. 3(c)**

$Dr1$  and  $Dr2$  conduct simultaneously, clamping the secondary voltage at zero.  $i_{Lr}$  is equal to  $i_p$ , and the circuit operates in free-wheeling mode.

**4) Stage 4**



**Fig. 3(d)**

Q4 is turned off at zero voltage at  $t_3$ , and C4 is charged and C2 is discharged in a resonant manner. This stage finishes when VC4 rises to  $V_{in}$  and VC2 falls to zero at  $t_4$ .

5) Stage 5




Fig. 3(e)

D2 conducts naturally when VC2 decays to zero, and Q2 can be turned on at zero voltage.  $i_{Lr}$  is equal to  $i_p$ , and both of them decay linearly with the rate of  $V_{in}/L_r$ . At  $t_5$ ,  $i_{Lr}$  and  $i_p$  cross zero, and continue increasing linearly in the negative direction. The load current flows through both the rectifier diodes. At  $t_6$   $i_{Lr}$  and  $i_p$  reach the reflected filter inductance current, and DR1 turns off.

1) Stage 6




Fig. 3(f)

$L_r$  resonates with CDR1 after  $t_6$ , and CDR1 is charged in a resonant manner.  $i_p$  and  $i_{Lr}$  continue increasing. At  $t_7$ , the voltage of CDR1 rises to  $2 V_{in} \cdot n_2/n_1$ , and the primary voltage of the transformer,  $V_{BC}$ , is  $V_{in}$ , the potential voltage of point C reduces to zero. So D6 conducts, clamping  $V_{BC}$  at  $V_{in}$ , and the voltage of CDR1 is clamped at  $2 V_{in} \cdot n_2/n_1$  accordingly.

7) Stage 7




Fig. 3(g)

$i_p$  declines downwards to the reflected filter inductance current when D6 conducts, and increases in the negative direction. The voltage of the reset winding is  $V_{in} \cdot n_3/n_1$ , which is applied to  $L_r$ , making  $i_{Lr}$  decrease quickly.  $i_{Lr}$  is greater than  $|i_p|$  before  $t_8$ , and the current difference flows through D6. This stage finishes when  $i_p$  equals  $i_{Lr}$  at  $t_8$ , and D6 turns off naturally. The further simplified equivalent circuit of this stage is shown in Fig. 4(a).

8) Stage 8




Fig. 3(h)

The reset winding is in series with the primary winding after D6 turns off, the further simplified equivalent circuit of this stage is shown in Fig. 4(b). During this stage,  $L_r$  resonates with  $C_{DR1}$ . The rectifier voltage  $V_{rect}$  is given by

$$v_{rect}(t) = \frac{n_2}{n_1 + n_3} V_{in} + \left( \frac{n_2}{n_1} - \frac{n_2}{n_1 + n_3} \right) V_{in} \cos \omega(t - t_8) \quad (1)$$

where  $\omega = 1/\sqrt{L_r \cdot C'_D}$ , and  $C'_D = C_{DR1}[2n_2/(n_1 + n_3)]^2$ .

Equation (1) illustrates that the maximum value of  $V_{rect}$  will never exceed  $V_{in} \cdot n_2/n_1$  though slight oscillation exists. In practice,  $V_{rect}$  will finally stay at the average value  $V_{in} \cdot n_2/(n_1 + n_3)$  since the inherent parasitic resistance exists in the power circuit.

#### IV. EQUIVALENT CIRCUIT




Fig. 3(i)




Fig3.6.a





Fig3.6.b

#### IV EXPERIMENTAL VERIFICATION

A prototype with 180V/6A output of the proposed ZVS PWM full-bridge converter was built and tested to verify the operation principle. The output filter inductance is 230 H. Three kinds of transformer are built with different turn's ratio and their winding structures. All the transformers are built with the same core, bobbin and the size of the winding. It can be seen that the winding structures of three transformers are the same, and the only difference is the primary winding is split into two windings and a connecting port is added in the proposed converter. Hence, there is almost no extra cost and labor compared with traditional transformer.

The waveforms at full load under the nominal input voltage 270 V. Fig.2.6 shows the waveforms of the converter without reset winding the waveforms of the proposed type converter. With turns ratio and 14:1:13, respectively. It can be seen that the clamping diode conduction time is shortened when the reset winding is added and the larger is, the shorter conduction time is. As the conduction time is shortened, the clamping diode

current is reduced, leading to a low conduction loss. The waveform of has slight oscillation after the clamping diodes turn off, however, the maximum value never exceed. Show the waveforms of the gate-source voltage, the drain-source voltage and the drain current of and, respectively. It can be seen that all switches realize ZVS. The waveforms of type converters [include the conventional full-bridge converter and the proposed type. It can be seen that the clamping diodes conduct twice in a switching period comparing with that of the type converters and the other waveforms are almost the same.




### V. SIMULATION RESULTS

The circuit simulation for the elementary circuits of the a Novel Zero-Voltage-Switching PWM Full bridge Converter with Reduced Distortions is performed using MATLAB software

#### Elementary Circuit Design

- Input voltage  $V_{in}=270$
- Filter Inductor  $L_f=8.5\mu H$
- Filter Capacitor  $C_f=600 p F$
- Switching Frequency  $F_s=10 M Hz$
- Transformer turns ratio  $n_1:n_2:n_3=14:1:13$
- Maximum output voltage  $V_o=180 VDC$
- Duty cycle=44


#### SIMULATAION CIRCUIT




#### INPUT VOLTAGE




#### INDUCTOR CURRENT



## RECTIFIER OUTPUT VOLTAGE



## OUTPUT VOLTAGE



## VI. CONCLUSION

A new ZVS PWM full-bridge converter is proposed in this paper, it employs an additional reset winding to make the clamping diode current decay rapidly when the clamping diode conducts, thus the conduction losses of the clamping diodes, the leading switches and the resonant inductance are reduced and the conversion efficiency can be increased. In the meanwhile, the clamping diodes can be turned off naturally without reverse recovery over the whole input voltage range, and the output filter inductance can be designed to be large to obtain small current ripple, leading to reduced filter capacitance. Compared with the traditional full bridge converter the proposed circuit provides another simple and effective approach to avoid the reverse recovery of the clamping diodes. The operation principle features and comparisons are illustrated. The Experimental results from the prototype are shown to verify the feasibility of the proposed converter

## REFERENCES

- [1] X. Ruan and Y. Yan, "Soft-switching techniques for pwm full bridge converters," in *Proc. IEEE Power Electron. Spec. Conf. (PESC'00)*, 2000, pp. 634–639.
- [2] D. M. Sable and F. C. Lee, "The operation of a full-Bridge, zero-voltage- switched pwm converter," in *Proc. Virginia Power Electron. Center (VPEC'89)*, 1989, pp. 92–97.
- [3] J. A. Sabate, V. Vlatkovic, R. B. Ridley, F. C. Lee, and B. H. Cho, "Design considerations for high-voltage, high power full-bridge zero-voltage- switched pwm converter," in *Proc. IEEE Appl. Power Electron. Conf. (APEC'90)*, 1990, pp. 275–284.
- [4] G. C. Hua, F. C. Lee, and M. M. Jovanovic, "An improved zero-voltage-switched pwm converter using a saturable inductor," in *Proc. IEEE Power Electron. Spec. Conf. (PESC'91)*, 1991, pp. 189–194.
- [5] M. Xu, Y. Ren, J. Zhou, and F. C. Lee, "1-Mhz self-driven zvs fullbridge converter for 48-V power pod and dc–dc brick," *IEEE TransPower Electron.*, vol. 20, no. 5, pp. 997–1006, Sep. 2005.
- [6] B. P. McGrath, D. G. Holmes, P. J. McGoldrick, and A. D. McIve, "Design of a soft-switched 6-kW battery charger for traction applications," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1136–1144, Jul. 2007.
- [7] J. G. Cho, J. A. Sabate, G. C. Hua, and F. C. Lee, "Zero-voltage and zero-current-switching full-bridge pwm converter for high power applications," in *Proc. IEEE Power Electron. Spec. Conf. (PESC'94)*, 1994, pp. 102–108.
- [8] X. Ruan and Y. Yan, "A novel zero-voltage and zero-current-switching pwm full bridge converters using two diodes in series with the lagging leg," *IEEE Trans. Ind. Electron.*, vol. 48, no. 4, pp. 777–785, Aug. 2001.
- [9] H. Choi, J. Kim, and B. Cho, "Novel zero-voltage and zero-currentswitching (zvczs) full-bridge pwm converter using coupled output inductor," *IEEE Trans. Power Electron.*, vol. 17, no. 5, pp. 286–291, Sep.2002.
- [10] T. Song and N. Huang, "A novel zero-voltage and zero-current-switching full-bridge pwm converter," *IEEE Trans. Power Electron.*, vol. 20, no. 2, pp. 286–291, Mar. 2005.
- [11] W. Li, Y. Shen, Y. Deng, and X. He, "A zvczs full-bridge dc–dc converter with a passive auxiliary circuit in the primary side," in *Proc. IEEE Power Electron. Spec. Conf. (PESC'06)*, 2006, pp. 2305–2309.
- [12] J. Zhang, X. Xie, X. Wu, G. Wu, and Z. Qian, "A novel zero-currenttransition full bridge dc–dc converter," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 354–360, Mar. 2006.
- [13] J. Dudrik, P. Spánik, and N. D. Trip, "Zero-voltage and zero-current switching full-bridge dc–dc converter with auxiliary transformer," *IEEE Trans. Power Electron*, vol. 21, no. 5, pp. 1328–1335, Sep. 2006.
- [14] R. Redl, N. O. Sokal, and L. Balogh, "A novel soft-switching fullbridge dc–dc converter: analysis, design considerations, at 1.5 kW, 100 kHz," *IEEE Trans. Power Electron.*, vol. 6, no. 3, pp. 408–418, Jul. 1991.
- [15] R. Redl, L. Balogh, and D. W. Edwards, "Optimal zvs full-bridge dc–dc converter with pwm phase-shift control: Analysis, design considerations, and experimental results," in *Proc. IEEE Appl. Power Electron. Conf. (APEC'94)*, 1994, pp. 159–165.

- [16] R. Redl, L. Balogh, and D. W. Edwards, "Switch transitions in the soft switching full-bridge pwm phase-shift dc-dc converter: Analysis and improvements," in *Proc. INTELEC'93*, 1993, pp. 350–357.
- [17] X. Ruan and F. Liu, "An improved zvs pwm full-bridge converter with clamping diodes," in *Proc. IEEE Power Electron. Spec. Conf. (PESC'04)*, 2004, pp. 1476–1481. **Wu Chen** (S'05) was born in Jiangsu, China, in 1981. He received the B.S. and M.S. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2003 and 2006, respectively, where he is currently pursuing the Ph.D. degree in electrical engineering. His main research interests are soft-switching dc-dc converters and power electronics system integration.